Silicon-proven DDR5/LPDDR5 DRAM IP on TSMC N5: Page 2 of 2

October 12, 2020 //By Nick Flaherty
Complete DDR5/LPDDR5 memory IP for TSMC's 5nm process
Multi-standard memory interface IP from Cadence Design Systems allows a wide range of memory devices targeting high-capacity, high-speed, low-power and low-cost applications
corporate vice president, R&D in the IP Group at Cadence. “Cadence IP solutions help customers simplify the design process so they can successfully deliver innovative, intelligent semiconductor products in a timely manner.”

www.cadence.com/go/ddrippr

Related articles

Other articles on eeNews Europe 


Vous êtes certain ?

Si vous désactivez les cookies, vous ne pouvez plus naviguer sur le site.

Vous allez être rediriger vers Google.