
Also using Cadence technologies, Hitachi successfully developed fault avoidance measures to comply with IEC 61508 Series SIL 4 requirements.
Hitachi used JasperGold to adopt formal methods and perform the multiple hardware verification tasks needed to deliver a fail-safe mechanism that meets IEC 61508 safety requirements. The Cadence technologies helped Hitachi verify hardware calculation elements that were developed internally for system-specific controls. ProofCore technology was used to analyse the design under test, to assist Hitachi improve its verification environment to ensure that the functional safety controller operates correctly in response to its inputs. Hitachi also used the Cadence simulation and emulation solutions within JasperGold to achieve 100 percent verification of the safety requirements.
More information
https://www.cadence.com/go/jaspergoldfs
Related news
7nm Rapid Adoption Kit for Arm Cortex-A76 CPU designs
Cadence combines its own, and acquired Jasper, formal tools
Jasper offers individual formal verifications apps
Cadence grows formal verification profile with Jasper DA buyout