Cadence, ARM jointly support 5nm Neoverse data center chip design

April 29, 2021 // By Nick Flaherty
Cadence, ARM jointly support 5nm Neoverse data center chip design
Cadence has optimized its RTL-to-GDS digital full flow for 4-GHz 5nm and 7nm ARM Neoverse V1 and N2 chips targeting data center applications.

Cadence Design Systems has expanded its collaboration with ARM to support the latest Neoverse V1 and N2 cores for data center and 5G basetation chips.

ARM sees customers building chips with 128 N2 cores or 96 of the higher performance V1 cores on a single air-cooled chip. This gives higher performance with lower power by running a single thread on each core, rather than using multiple threads on a chip with less cores.

To build the chips, Cadence has provided 5nm and 7nm RTL-to-GDS digital flow Rapid Adoption Kits (RAKs) to help customers such as Marvell optimize power, performance and area (PPA) goals and improve productivity. The Neoverse IP is also designed to support chiplets for high speed interfaces and stack memory chips.

The integrated digital full flow from Cadence has been proven on a 5nm, 4 GHz Neoverse V1 implementation.

The RTL-to-GDS RAKs include the Genus Synthesis Solution, Modus DFT Software Solution, Innovus Implementation System, Quantus Extraction Solution, Tempus Timing Signoff Solution and ECO Option, Voltus IC Power Integrity Solution, Conformal Equivalence Checking and Conformal Low Power.

Cadence has also developed a full flow for verification. In particular, the Cadence System VIP solution has been enhanced with checkers, verification plans and traffic generators to verify Arm Neoverse-based SoC coherency, performance and ARM SystemReady compliance. All Cadence verification engines, including the Xcelium Logic Simulation, Palladium Z1 Emulation, Protium X1 Prototyping and JasperGold Formal Verification tools are used for ARM Neoverse-based SoCs.


Vous êtes certain ?

Si vous désactivez les cookies, vous ne pouvez plus naviguer sur le site.

Vous allez être rediriger vers Google.