Reference and simulator models for RISC-V

November 22, 2021 // By Jean-Pierre Joosting
Reference and simulator models for RISC-V
Latest additions further extend the range of RISC-V projects based on the open standard RISC-V ISA for applications from MCUs to AI and HPC.

Offered as freely available, open-source reference models for the RISC-V community and as commercial products, they now support the latest ratified extensions: Bit Manipulation, Cryptographic (scalar), and Vector, plus the Privilege Specification enhancements. These latest additions further extend the range of RISC V projects based on the open standard RISC V ISA (Instruction Set Architecture) targeted at optimized solutions in applications that range from microcontrollers and application processors, through to multicore arrays for AI (Artificial Intelligence), Machine Learning, and HPC (High Performance Computing).

Specifically, the simulator and reference models support the latest RISC-V Extensions for Bit Manipulation 1.0.0, Cryptographic (Scalar) 1.0.0, and Vector 1.0 plus Privilege Specification 1.12 as RISC-V Board formal approval is completed.

Imperas simulation products and tools are supported with open-source processor and platform models licensed under Apache 2.0 via the Open Virtual Platforms initiative and available at OVPworld.org. To assist the rapid development of a virtual platform/prototype, these models and platforms can be modified and further extended as required. The Imperas commercial simulation technology and products are based on the freely available open-standard public OVP application programming interfaces (APIs). The full range of 300+ processor models is based on over 12 ISAs to support heterogeneous designs or for projects migrating other architectures to RISC V.

The Imperas RISC-V reference models are used for design verification (DV) of RISC-V processors and for virtual platforms/prototypes to support software development and test throughout the design cycle. The RISC-V community is supported with multiple free-to-use options, including riscvOVPsim, riscvOVPsimPlus, and riscvOVPsimCOREV. Additionally, the Imperas commercial products are available with professional support plus extra features for more complex designs. They can also integrate within other standard EDA environments, such as SystemC, SystemVerilog, and well-known simulation and emulation tools from Cadence, Siemens EDA, and Synopsys, plus the cloud-based simulation offering from Metrics Technologies.


Vous êtes certain ?

Si vous désactivez les cookies, vous ne pouvez plus naviguer sur le site.

Vous allez être rediriger vers Google.