SoC Templates For Rapid Chip Design

SoC Templates For Rapid Chip Design

SiFive Announces Strategic Partnership With QuickLogic
By eeNews Europe

Share:

SiFive, the leading provider of RISC-V core IP, development tools, and silicon solutions, announced today the Freedom Aware (FA) family of SoC Templates and its strategic development partnership with QuickLogic Corporation, an innovator of ultra-low power voice-enabled SoCs, embedded FPGA IP, and endpoint AI software tools and solutions. The Freedom Aware family of SoC Templates extends SiFive’s chip design capabilities and radically lowers the cost and development time associated with new SoC designs.

Freedom Aware SoC Templates revolutionize the SoC development process and lower risk through the use of tested building blocks and a full suite of sophisticated development tools that ensure finished SoCs mirror the results of pre-fabrication software emulations. Taking advantage of SoC Templates, users can greatly reduce the design cycle to only a few months, reduce the total cost to first silicon by an order of magnitude, and most importantly, provide custom silicon solutions while removing the dependency on large semiconductor design teams.

Read more on https://riscv.org/2019/04/sifive-announces-strategic-partnership-with-quicklogic-and-launches-soc-templates-for-rapid-chip-design/

More relevant news on RISC-V on eeNews: https://www.eenewsembedded.com/search/node/RISC-V

 

eeNews Embedded
10s