RISC-V processor design tools add AXI automation

RISC-V processor design tools add AXI automation
Business news |
Code density improvements in Studio 9.1 from Codasip will help to contribute to reducing overall system costs for RISC-V developers.
By Jean-Pierre Joosting

Share:

Codasip has announced further enhancements to its Studio processor design toolset for RISC-V processor design. New features in Studio 9.1 include an expanded bus support with full AXI for high-performance designs, as well as improved support for LLVM and improved code density.

Studio is at the heart of Codasip’s offering to simplify the task of customizing designs, enabling companies of all sizes to differentiate their products at the core. Studio has been the market leader in democratizing processor design since it was launched in 2014. Simplifying processor customization, Studio walks designers through the steps necessary to create their ideal custom RISC-V processor from a Codasip embedded or application core design — ensuring the design achieves predictable results and the highest performance.

Studio delivers these benefits to a rapidly expanding community of RISC-V developers around the world and, with today’s launch of Studio 9.1, will extend this leadership enabling higher-performance and lower cost designs.

Specifically in 9.1, Studio users gain access to additional bus interfaces, to now include full AXI which means Studio will readily support the development of more powerful application cores and multi-core systems.

Instruction memory size can dominate cost in embedded processors so code density improvements in Studio 9.1 will help to contribute to reducing overall system costs.


Codasip’s latest update incorporates the LLVM-based SDK (the fast C/C++ compiler, Linker Support Package — all of which were incorporated as part of Studio 9.0 launched in April 2021). This update significantly improves support for custom instructions in application cores running a rich OS, such as GNU/Linux. Another new feature brings support for ISA sub-targets that hugely reduce the maintenance of different SDKs for different ISA configurations.

Zdenek Prikryl, Codasip CTO, said, “We are constantly evolving our tools offering and due to the nature of the diverse customer types, our projects and developments continue to help push our design tools further. Codasip is keen to simplify design for differentiation with our processor cores and tools which we have developed to make it easy for designers of any size to benefit from: enabling them to get high-performance, cost-effective and significantly differentiated products to market quickly and easily.”

www.riscv.org

Linked Articles
eeNews Embedded
10s