Imagination’s CPU architecture teaching scheme updated

Imagination’s CPU architecture teaching scheme updated

Technology News |
IP provider Imagination Technologies has released MIPSfpga 2.0, a complete revision of its comprehensive set of materials for teaching CPU architecture.
By Graham Prophet

Share:

MIPSfpga 2.0 represents a comprehensive set of teaching materials for teaching computer architecture – including full, open access to a MIPS CPU to let students see the actual RTL code and study the inner workings of the processor. MIPSfpga 2.0 is part of the Imagination University Programme (IUP), which provides students with an opportunity to learn using a commercially available CPU architecture.

 

MIPSfpga 2.0 includes two expanded packages: a Getting Started Guide and MIPSfpga Labs which gives students practical exercises that take them deep into the CPU design. The Getting Started Guide enables students and professors to set up the MIPS core on an FPGA platform, program it and debug it. This package contains the unobfuscated RTL of the MIPS microAptiv CPU, reference guides, an installer for Open OCD and Codescape Essentials, plus other essential elements. The MIPSfpga Labs package has a total of 25 practical exercises – 16 more than in the original MIPSfpga materials – including a look at how the pipeline works, an exploration of cache memory, and creating User Defined Instructions (UDIs). A third package, MIPSfpga SoC, focuses on Linux loading and configuration.

 

Dr. Sarah Harris, associate professor, Dept. of Electrical and Computer Engineering, University of Nevada, Las Vegas (UNLV) and co-author of the MIPSfpga 2.0 teaching infrastructure, says, “With MIPSfpga 2.0, the number of practical exercises has increased considerably. The original MIPSfpga exercises focused on working with the core from the system level. With the new MIPSfpga Labs, students can start modifying the core itself and explore and modify the memory system. For students trying to understand the cache, how the pipeline works, how stalling affects performance, plus many other things, they can now get inside the core and find out for themselves. They can test different strategies and truly learn by doing. This is a game changer for CPU architecture education because it brings the theoretical, practical, and professional practice together for the first time.”

 

MIPSfpga was first released in 2015 and to-date is being used in over 600 universities and colleges around the world including Harvey Mudd College, Imperial College London, University College London (UCL), and the University of Nevada, Las Vegas (UNLV).

 

Robert Owen, manager, Worldwide University Programme, Imagination Technologies, says, “When we first launched MIPSfpga, we transformed the teaching of CPU architecture. Never before had a commercially CPU been available in unobfuscated form to academics. Today, two years on, we are taking things further by placing greater emphasis on deep practical learning. The engineers of tomorrow need to know what a CPU looks like from the inside out. With MIPSfpga 2.0 we’re arming them with this knowledge and skill set.”

 

The MIPSfpga 2.0 CPU and related materials are available as free-to-download packages from the Imagination University Programme (IUP) website. Academics should visit https://community.imgtec.com/university to register for the IUP.

 

 

Linked Articles
eeNews Embedded
10s