Questa verification solution accelerates aerospace FPGA development
Leonardo has been using Mentor’s Questa SystemVerilog verification solution, applying the Universal Verification Methodology (UVM) framework and Questa Verification IP (QVIP) to the design, verification and validation (V&V) of highly complex avionics interfaces. Results achieved to date indicate an acceleration of the design, V&V and system integration phases of a key product.
Incorporation of the UVM framework, QVIP and Verification Run Manager into a Jenkins software-based environment has extracted further value from the toolkit, enabling automated reverification of designs, post modification.
Mentor QVIP provides an easy-to-use library of verification IP for more than 40 standard protocols and 1,700 memory devices. QVIP includes checkers and coverage, plus a comprehensive set of stimulus sequences for the protocols. Adoption of QVIP IP for the standard interfaces enabled Leonardo to focus on the unique specifics of the company’s design. QVIP and the UVM framework — a set of base classes layered on top of UVM — have enabled Leonardo to increase code coverage in a short period of time.
More information
www.mentor.com
Related news
New verification IP for UFS 3.0, CoaxPress, and HyperRAM
Processor generator is AI-driven
New partnership to bring webOS to vehicles, robots and smart devices
New release gives Matlab and Simulink enhanced AI functions
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :